# The Inverter

Author: Faisal T. Abu-Nimeh Last update: September 14, 2009

#### Abstract

In this tutorial we will build and simulate a CMOS inverter using Virtuoso Schematic Composer and Spectre. The inverter will be characterized using Transient, AC, and DC Analysis.

# Contents

1	$\mathbf{Lib}$	brary and Cell Creation								
	1.1 Creating Libraries									
	Creating Cells	2								
		1.2.1 Adding Components	3							
		1.2.2 Wiring it up	4							
		1.2.3 I/Os	4							
		1.2.4 Inverter Schematic	4							
	1.3	Creating Symbols	5							
<b>2</b>	ulation	6								
	2.1	Test Circuit	6							
	2.2	Transient Analysis	8							
	2.3	DC Analysis	13							
	2.4	AC Analysis	16							

# 1 Library and Cell Creation

## 1.1 Creating Libraries

Launch *Cadence Virtuoso* (refer to the previous tutorial if needed). You should see two windows: The CIW with a title of "*Virtuoso*( $\mathbb{R}6.1.x$ " and the library manager with a title of "*Library Manager*". Each time you want to start a **new project (not a cell)** you should create a new library **and** attach the created library to certain technology node. The technology we will be using is On Semi C5 (0.50 micron) previously known as AMI. Therefore, to create a new library:

- Go to the Library Manager's menu  $\mathbf{File} \Rightarrow \mathbf{New} \Rightarrow \mathbf{Library}$
- In "Name" textbox type ECE412 then hit OK
- You will be asked to choose a Technology file for the new library. Select "Attach to an existing technology library" as seen in figure 1 then hit OK
- Select "NCSU\_TechLib\_ami06" as shown in figure 2 then OK.



Figure 1: Technology File for New Library

Attach Library to	Technology Library 🛛 🗙
New Library	ECE412
Technology Library	NCSU_TechLib_ami06 NCSU_TechLib_ami16 NCSU_TechLib_hp06 NCSU_TechLib_tsmc02 NCSU_TechLib_tsmc03 NCSU_TechLib_tsmc03 OK Cancel Apply Help

Figure 2: Attaching Technology Library

Now you should see the library you created in the list, any cell created inside this library will use the same technology node, therefore, If you fail to attach the correct technology to your library none of the simulations we will perform next will work. To know what kind of technology is attached to certain library just right click the library name (e.g. ECE412) then **Properties** the "Library Property Editor" should contain **techLibName = "NCSU\_TechLib\_ami06**" as shown in figure 3.

	Library Pr	operty Editor 💦 🗶				
Library —		<b>N</b>				
name	ECE412	owner asd1815				
group :	500	lastModify : Aug 24 16:45:54 2009				
readPath	/home/asd1815/virtuoso/ECE412					
writePath	/home/asd1815/virtuo	so/ECE412				
UNIX Perm	nissions Mode					
Owner :	rwx Group :	rwx Other : r-x				
techLibNam	e NCSU_TechLi	b_ami06				
	OK Cancel App	y Add Delete Modify Help				

Figure 3: Library Property Editor

## 1.2 Creating Cells

We will use the same library we created in section 1.1 for all cells (e.g. Inverters, Op Amps, NAND gates, etc) we're going to simulate using On Semi 0.50 micron technology. For simplicity the CMOS inverter will be demonstrated in this tutorial. To create an inverter:

- Select and Highlight the library you created in section 1.1 e.g. (ECE412)
- Go to the Library Manager's menu  $\mathbf{File} \Rightarrow \mathbf{New} \Rightarrow \mathbf{Cell} \ \mathbf{View}$
- A Pop-up window appears titled "New File" as shown in figure 4. In the "Cell" textbox type inv.
- Make sure that the "View" and "Type" are set to schematic. Hit OK.

	New File 🔹	٢						
_ File								
Library	ECE412	2						
Cell	inv							
View	schematic							
Туре	schematic 🔽							
Application		5						
Open with	Schematics XL							
🔲 Always use th	is application for this type of file	J						
Library path file								
/home/asd1815/	virtuoso/cds.lib							
<b>₩</b>								
OK Cancel Help								

Figure 4: Creating a new Cell View

A new blank editor should appear in front of you. You are encouraged to familiarize your self with the interface, just move your mouse cursor over the menu and check out what they do. Also, it is a good habit to remember the keyboard shortcuts associated with this editor, just go to the menu on top and look for any letter beside it e.g. if you go to **Create** $\Rightarrow$  **Instant** $\Rightarrow$  **Cell View** You will notice the letter "I" beside it, hence, if you just hit "i" on the keyboard you can create an instance quickly. The more you use these shortcuts the faster your design process will be.

#### 1.2.1 Adding Components

To create an inverter we need to instantiate four components: VDD, GND, NMOS Transistor, and PMOS Transistor. Once you create an instance two pop-up windows will appear "Component Browser" shown in figure 5 and "Add Instance". Using the Component Browser window select "NCSU\_Analog\_Parts" for "Library" then click on "N\_Transistors" in the component list and click on "nmos4". Now move the mouse cursor over the schematic editor and place the transistor anywhere you like. Repeat the same process for PMOS Transistor and finally for ground and power click on "Supply\_Nets" and choose "vdd" and "ground".

🕻 Component Browser (on rusty) 🗕 🔸 🗶
Commands <u>H</u> elp <b>cādence</b>
Library NCSU_Analog_Parts
Uncategorized CONTENTS Current_Sources Diodes H.Spice_Only Microwave_Parts Misc_Parts M.Transistors P_Transistors Parasitic_Devices R_L_C Spectre_Only
3

Figure 5: Component Browser

### 1.2.2 Wiring it up

Once we have all components on the schematic editor we have to connect them to form a valid inverter, so, go to **Create** $\Rightarrow$  **Wire** $\Rightarrow$  or simply hit "w" on the keyboard and click once on the Drain of PMOS then click again on the Drain of NMOS. You should see a blue wire connecting both ends. Repeat the same process for all ends PMOS Source and **Bulk** to VDD and NMOS Source and **Bulk** to GND. Finally we need an input pin and an output pin.

### 1.2.3 I/Os

For this simple design we need two I/Os an input and an output: go to  $Create \Rightarrow Pin \Rightarrow$  or just "p" type the pin name as IN and select the Direction to be "input" then click on the schematic editor to place the pin icon anywhere you like. Now wire it up to the gates of the NMOS and PMOS transistors. Repeat for the output pin; the name is **OUT** and the Direction is "output" then wire it up to the Drains of the NMOS and PMOS transistors.

### 1.2.4 Inverter Schematic

After connecting all wires to the corresponding nodes your inverter should look like figure 6. To make your schematic fill the editor window hit "f" on the keyboard.



Figure 6: Inverter Transistor Level Schematic

## 1.3 Creating Symbols

It is sometimes desired to work with device-level schematic rather than transistor level, therefore, to create a symbol for the device (Inverter) created in the previous section: go to **Create** $\Rightarrow$  **Cellview** $\Rightarrow$  **From Cellview** a pop-up menu should appear as shown in figure 7a. Everything should be already filled out, just confirm that "Tool/Data Type" is **schematicSymbol** then click OK. Next you you can set the position of each pin as shown in figure 7b this becomes useful for multiple IOs.

					Symbol	Generation	n Options (on r	usty)	×
				Library Name		Cell Name		View Name	
				ECE412		inv		symbol	
	Cellview Fr	om Cellview (on ru	isty) 🗙	Pin Specificati	ions				Attributes
Library Name	ECE412		Browse	Left Pins	IN				List
Cell Name	inv			Right Pins	OUT				List
				Top Pins					List
From View Name	schematic 🔽	To View Name	symbol	Bottom Pins					List
		Tool / Data Type	schematicSymbol 🧧	Exclude Inheri	ited Connection Pi	ns:			
Display Cellview	<b>V</b>			🖲 None 🔾	All Only the	se:			
Edit Options	⊻			Load/Save 📃	Edit Attri	butes 📃	Edit Labels 📃	Edit Pro	perties 📃
		OK Cancel	Defaults Apply Help				ОК	Cancel Ap	ply Help

(a) Creating a Symbol from Transistor level(b) Generating Symbol IOs and Their Orienta-Schematic tion

Figure 7: Creating An Inverter Symbol

A generic symbol should appear after acknowledging "Symbol Generation Options". Now you can edit the shape to look like an inverter by drawing a triangle and a circle at its tip. To draw a triangle: go to **Create** $\Rightarrow$  **Shape** $\Rightarrow$  **Line**, when drawing a triangle you have to close the shape in order to finish it. Drawing a circle is very similar however, you have to go to **Create** $\Rightarrow$  **Shape** $\Rightarrow$  **Circle** then click and release to form the center of the circle and move the mouse pointer outwards to increase the diameter. An example is shown in figure 8. Finally to save your symbol click on "Check and Save" of simply "F9" on your keyboard.



Figure 8: Inverter Symbol

# 2 Simulation

### 2.1 Test Circuit

There are several methods to test the performance and functionality of a given component. In this tutorial we won't use stimulus files, however, we will focus on using Virtuoso Schematic Editor and Analog Design Environment (ADE) to achieve this task. To build an inverter test circuit open the "Library Manager", make sure that the library e.g. ECE412 is highlighted then  $File \Rightarrow New \Rightarrow$  Cell view, create a schematic and call it *inv\_test*. Now we will use the symbol we created in the previous section 1.3 as a DUT (Device Under Test):

1. To add the DUT: Create an instance by hitting "i" on the keyboard: For Library choose e.g.

ECE412 and then select inv then move the mouse cursor over the schematic editor and place the symbol anywhere you desire.

- 2. We need a power supply of 5Volts. Therefore, create an instance for **analogLib**⇒ **Sources**⇒ **Independent**⇒ **vdc** before placing **vdc** on the schematic editor look for a pop-up window titled "Add Instance", this should have appeared when you clicked on **vdc**, change the "DC voltage" field to 5 and hit OK. If you cannot find this pop-up window just place **vdc** anywhere on the schematic editor, select it, then **right click**⇒ **Properties** then change the DC voltage to 5 and hit OK.
- 3. To connect the DC voltage source to the inverter's global supply nets (vdd and gnd) simply create an instance for vdd and connect it to the positive pin of vdc and gnd to the negative end
- 4. The inverter's input and output pins should be connected depending on what you intend to characterize. For example, to test the functionality of the inverter we will connect a pulse generator as an input then plot/display the output of the inverter to verify it manually.
  - Add a new instance for **analogLib**⇒ **Sources**⇒ **Independent**⇒ **vpulse** under "Add Instance" pop-up window change Voltage1 to 0, Voltage2 to 5, and Period to 1n. Leave the rest blank and hit OK.
  - Place the vpluse on the east of the inverter's input and connect the positive pin of vpluse with the input of the inverter.
  - The negative pin of vpulse should be connected to ground: We can either wire it to ground, create an instance for gnd, or copy gnd by hitting "c" on the keyboard then selecting the gnd component and placing the new copy on the negative pin of vpluse.
  - The last remaining pin is the inverter's output pin we will simply create a pin by hitting "p" and name it "out\_test" then wire it to the inverter.
- 5. Verify that you have a power supply with a valid DC voltage (vdc), a valid input signal (vpulse), a valid output monitor (pin) e.g. shown in figure 9



Figure 9: Inverter Test Circuit

You can create as many test circuits as needed. Usually, one would create a test circuit for different input/output schemes. Most of the time you can use the same circuit to do DC, AC, and transient response analysis.

#### 2.2 Transient Analysis

One should use transient analysis to find any component/device's response versus time. First, create a test circuit as described in section 2.1. If you have already done so, go ahead and open it using Virtuoso Schematic Editor by double click on *inv\_test* in the Library Manager. There are several ways to do transient analysis, however, we will use ADE GXL to store all simulation data in a unified location which can be used later with ease:

- 1. Start ADE GXL from Virtuoso Schematic Composer: Launch⇒ ADE GXL⇒ Create New View
- 2. Verify the name of the cell and choose open in new tab then hit OK.
- 3. A new tab titled Welcome to ADE GXL will appear, by default the left menu should contain "Data View" as depicted in figure 10

🚺 🛛 Virtuoso® Analog Design Environment GXL Editing: ECE412 inv_test adexl (on rusty) 🔤 🗧	×
Launch Eile Create Tools Options Run Parasitics Window Help cāden	ce
🗅 🗁 🖶 🏪    🎯 🦸 🗂 🔃 🗊 🖉    🍙    📾 📑 💷    Workspace: Basic	
📲 Parasitics: None 🔤 Sweeps: None 🔄 🔨 🛄 📲 Single Run, Sweeps and Corners 📮 🦠 🧼 🧿	
Data View 🛛 🖓 🕼 🗶 🔹 inv_test 🖌 adexi	×
Control of test     C	
Data History Corners	
Run Summary       P S         0 Test       ADE GXL enhances corners functionality from 5.1.41 and provides the capability to add multiple corners across temperature, design variables and model files. Corners can be added / edited / deleted from the Data Assistant. To define Corners, click here         ✓       1 Point Sweep	
O Comer Global Variables	
ADE GXL provides global variables that are shared across multiple tests. Scalar values or sweep values can be specified for each variable. Global Variables can be added / edited / deleted from the Data Assistant. To define Variables, click here Outputs	
ADE GXL provides the capability to define outputs across multiple tests and define specifications for expressions. Outputs can be added / edited / deleted from the Outputs	7
II mouse L: M:	R:
1(4) >	

Figure 10: ADE Default Window

- 4. Under the "Data View" menu; expand **Tests** by pressing on the plus sign beside it then click on "click to add test" a pop-up window will ask select a design. Choose *inv\_test* and hit OK.
- 5. Shown in figure 11 is the ADE test editor where all parameters, models, paths, etc will be defined. The following settings should be set by default however you need to verify them to insure a valid simulation:

ADD L CII			ADE X	L Test E	ditor - ECE	412:inv	_test:1		. + X
S <u>e</u> ssion	Set <u>u</u> p	<u>A</u> nalyses	<u>V</u> ariables	<u>O</u> utputs	<u>S</u> imulation	<u>H</u> elp	•	cād	lence
III Status: I	Ready	T=27 C S	Simulator: sp	ectre					
Design Va	riables			Analyses					
Name		Value		Type - Outputs Nam	Enable   e/Signal/Exp	r – Va	Arguments	ave Options	
5 Simulat	tor								

Figure 11: ADE Test Editor

- Setup $\Rightarrow$  Simulator verify that spectre is selected in the drop down menu.
- Setup⇒ Model Libraries verify that you have /opt/soft/ncsu-cdk-1.6.0.beta/MSU/allModels.scs enabled under Global Model Files.
- 6. Choose a simulation type: go to **Analyses**  $\Rightarrow$  **Choose**. For Analysis select "tran" and for stop time type 20n that is twenty nano-seconds. Refer to figure 12.

📄 Choosin	g Analyses	: Virtu	oso® Analo	og Design Envir 🔀				
Analysis	🖲 tran	🔾 dc	🔾 ac	🔾 noise				
	🔾 xf	🔾 sens	🔾 dcmatch	🔾 stb				
	🔾 pz	🔾 sp	🔾 envlp	🔾 pss				
	🔾 pac	🔾 pstb	🔾 pnoise	⊖ p×f				
	🔾 psp	🔾 qpss	🔾 qpac	🔾 qpnoise				
	🔾 qpxf	🔾 qpsp	🔾 hb	🔾 hbac				
	🔾 hbnoise							
	-	Transient A	Analysis					
Stop Time	20n							
Accuracy	Defaults (errj	oreset)						
Conse	rvative 🔲 m	noderate [	liberal					
Transient Noise								
Enabled ⊻				Options				
	ОК	Canc	el Default	s Apply Help				

Figure 12: Transient Analysis

- 7. To plot the input/output response versus time ADE allows the user to select certain wires/nodes to display. Go to **Outputs**⇒ **To Be Plotted**⇒ **Select on Schematic**. The schematic composer is brought to front, you can now select the desired signals. NOTE:
  - Selecting nodes e.g. red boxes will plot currents. When selected the node will be circled.
  - Selecting wires e.g. blue lines will plot voltages. When selected the line will appear dashed.

If you accidentally clicked on a node/wire but you don't want to plot it just click on it again to remove it. We are interested in plotting the input/output voltages versus time. Therefore, select the wire connected to the positive terminal of the pulse generator then select the wire connected to the output pin. The schematic should look like figure 13. When done selecting outputs press ESC on the keyboard to return to ADE test editor.



Figure 13: Select output to be plotted from schematic

8. Your simulation environment is ready now and it should look like figure 14.

	DE XL Test Editor - ECE412:inv_test:1	_ + X
S <u>e</u> ssion Set <u>u</u> p <u>A</u> nalyses <u>V</u> aria	ables <u>O</u> utputs <u>S</u> imulation <u>H</u> elp	cādence
	ior: spectre	
Design Variables	Analyses	
Name - Value	Type - Enable     Arguments       1 tran     0 20n       0 20n       Outputs       Name/Signal/Expr     Value       1 net05       2 out_test	S C C C Trans
> 4 Choose Analyses		

Figure 14: ADE XL Test Editor with new settings

When done you can close the ADE Test editor and return to AGXL which looks like figure 15. Note that all the options we set in the ADE test editor now appear on the left hand menu.

C	Vii	rtuoso® Analog Design Environment XL Editing: ECE412 inv_test adexl	_ + X
Launch <u>Fi</u> le <u>C</u> reate <u>T</u> ools	Options R <u>u</u> n Pa <u>r</u> as	sitics <u>Window</u> <u>H</u> elp	cādence
10 🗁 🗉 🏹 10		📧 🛛 🕤 📑 🖶 Workspace: Basic 🔤 🖫 🧔	
Parasitics: None	Sweeps: None	🔄 🔨 🛄 Single Run, Sweeps and Corners 🧧 🗞 🛷 🜘	
Data View  Cechanic Construction  Cechanic Co		aded Finy_test Outputs Setup Results Diagnostics O Add    Add	
Data History Run Summary 1 Test 1 Point Sweep	? 8 ×	*	
🗹 0 Comer			
Vominal Corner	15		
II mouse L:		M:	R:
1(2) >			

Figure 15: ADE GXL with new settings

9. Start the simulation by clicking on the green play icon or go to  $\mathbf{Run} \Rightarrow \mathbf{Single Run}, \mathbf{Sweeps},$ and Corners. The result plots should appear in front of you as shown in figure 16. In case 12 you do not see any results, go to the results tab and click on "Plot All". To plot the two graphs on two individual axises; go to Axis and check Strips.



Figure 16: Transient response with two different axises

#### 2.3 DC Analysis

We will follow the same procedure explained in section 2.2. We can utilize the same simulation environment created in the previous section, however, we need to add a new type of analysis:

- 1. Disable transient analysis under the ADE GXL window, Data View, ECE412:inv\_test:1 and remove the check box beside "tran" to disable the previous simulation.
- 2. Create a new analysis by clicking on "Click to add analysis" in gray. If you do not see it make sure you explain the test by clicking on the "+" sign.
- 3. Choosing Analysis window pops-up. Under analysis select "dc" and check "Save DC Operating Point". Under Sweep Variable check "Component Parameter" then click on "Select Component". The schematic composer should appear, click on the voltage pulse generator. Finally, a small pop-up window titled "Select Component Parameter" appears: Click on DC VDC "DC Voltage". Both windows are shown in the figure 17 below.
- 4. For Sweep range start at 0 volts and end at 5 volts. Make sure that the analysis is enabled then click on OK.
- 5. Start the simulation by clicking on the green play button. The output should look like figure 18. We need to calculate the crossing point between the input and the output. This point will be used later in AC analysis.

Choosing Analyses	Virtuoso® Analog Design Envi 🕱			
Analysis 🔾 tran 🖲 dc	🔾 ac 🛛 🔾 noise			
🔾 xf 🔾 se	ns 🔾 dcmatch 🔾 stb			
🔾 pz 🔾 sp	🔾 envlp 🔾 pss			
🔾 pac 🔾 ps	tb 🔾 pnoise 🔾 pxf			
ap 🔾 aza 🔾	ss 🔾 apac 🔾 apnoise			
⊖ qp×f ⊖ qp	sp			
	OC Analysis	🔲 Select	Component	t Parameter (on rusty 🗙
Save DC Onerating Point		dc	vdc	"DC voltage"
Husteresis Sween	<u>•</u>	mag	acm	"AC magnitude"
Hysteresis owcep		phase	acp	"AC phase"
		type	srcType	"Source type"
Sweep Variable		edgetype	edgetype	"Type of rising & falling
Temperature	Component Name /V1	xfmag	xfm	"XF magnitude"
Design Variable	Select Component	pacmag	pacm	"PAC magnitude"
Component Parameter	Parameter Name	pacphase	pacp	"PAC phase"
Model Parameter		val0	v1	"Voltage 1"
		val1	<b>v</b> 2	"¥oltage 2"
		period	per	"Period"
Sweep Range		delay	td	"Delay time"
<ul> <li>Start-Stop</li> <li>Start</li> </ul>	t 0 Ston 5	rise	tr	"Rise time"
🔾 Center-Span	o otop o	fall	tf	"Fall time"
Susan Tura		width	pw	"Pulse width"
Sweep Type		tc1	tc1	"Temperature coefficient
Automatic 🔽		tc2	tc2	"Temperature coefficient
		tnom	tnom	"Nominal temperature"
Add Specific Points 📃				
Enabled 🔽	Options			
·····				
ОК	Cancel Defaults Apply Help			Cancel Help

(a) Choosing Analysis window to select DC and (b component

(b) Selection of component parameters

Figure 17: Pictures of animals



Figure 18: Inveter DC analysis

- 6. The crossing point can be either estimated using the mouse by hovering over the crossing point or calculated using Virtuoso Calculator. In the graph window go to **Tools** $\Rightarrow$  **Calculator**.
- 7. After launching the calculator look at the bottom half of the window near Special functions and look for "cross". Now click on "cross" you should see an integrated input box where the cursor is blinking in "Signal" text box.
- 8. We need to type a name of a signal or select a waveform from the graph window. To select a waveform from the graph window click on "Wave" in the upper half of the calculator (near Family) then go to the graph window and click on "test\_out" (the waveform itself or the label both would work). The "Signal" textbox should have "wave\_xx()" or "v(/out\_test ?result dc-dc)". Leave the threshold and edge number and type the same then hit OK.
- 9. The calculator's buffer text area should have the cross() function with the proper parameters. Click on evaluate buffer as depicted in figure 19 and write down the result, we will use it later in AC analysis. You can now close the calculator and the graph window.

🔢 Virtu	ioso (R) V	isualizatior	n & Analysis	XL Calculat	or (on rust	y)	_ + X			
<u>F</u> ile <u>T</u> ools <u>V</u> iev	v <u>O</u> ptions	<u>C</u> onstants <u>H</u>	elp				cādence			
Test: WEECE412:inv_test:1     Results Dir: est/adexl/results/data/Interactive.13/1/ECE412:inv_test:1/psf										
○ vt  ○ vf  ○ ○ it  ○ if  ○	vdc 🔾 vs idc 🔾 is	◯ op ◯ va ◯ opt ◯ mp	r 🔾 vn 🔾 si 🔾 vn2 📿 zi	p ⊖ vswr ⊖ h p ⊖ yp ⊖ g	p 🔾 zm d 🔾 data					
🔾 Off 🔾 Family 🤇	🕑 Wave 🛛	Clip   🏹	Append	<b>-</b> 20	3 🛛					
cross(v("/out_test" ?result "dc-dc") 2.5 1 "ei Evaluate the buffer. If scalar, display in buffer. If waveform, plot										
ļ										
▼  💭 📑 Pop   🗐 🛱 👔 🗎 🕷 🕺 🗮 🖊 🗰   M+ ME   🥱 🦿										
	-	-					7897			
Special Functions	5						456×			
average bandwidth clip	dBm delay deriv	evmQpsk eyeDiagram flip	gainMargin getAsciiWave groupDelay	intersect ipn ipn∨RI	phaseNoise psd psdbb	rc sa se	123-			
compare	dft dftbb	fourEval freq	harmonic harmonicFreq	lshift overshoot	pzbode pzfilter	st	U±.+			
compressionVRI	dnl	freq_jitter	histo	peak	riseTime	s	user 1 user 2			
cross	autyCycle evmQAM	trequency gainBwProd	iinteg integ	period_jitter phaseMargin	rms rmsNoise	ta	user 3 user 4			
$\leq$		11111				$\geq$				
status area										
7										

Figure 19: Virtuoso Calculator

### 2.4 AC Analysis

We will follow the same procedure executed in the previous two sections. The only difference here is that the test input has to be change to an AC source.

- 1. Go to the schematic composer and click on the voltage pulse generator then hit "q" on the keyboard. The proper window should pop-up.
- 2. Change the Cell name from "vpulse" to vsin then click on apply. Now modify AC magnitude to 1, AC phase to 0, and DC offset to the crossing value we computed using the calculator in section 2.3. The proper window will look like figure 20.
- 3. Save the schematic, by clicking on the Check and Save icon.

how 🗌 syste	n 🗹 user 🗹 CDF	
Browse	Reset Instance Labels Display	
Property	Value	Display
Library Name	analogLib	off 🔽
Cell Name	vain	off 🔽
View Name	symbol	off 🔽
Instance Name	¥1	off 🔽
User Property	Add Delete Modify Master Value Local Value	Display
hysignore	TRUE	of 🔽
CDF Parameter	Value	Display
irst frequency name		of 🔽
econd frequency name		off 🔽
loise file name		off 🔽
lumber of noise/freq pairs	0	off 🔽
IC voltage		off 🔽
C magnitude	1 7	off 🔽
C phase	0	off 🔽
F magnitude		off 🔽
AC magnitude		off 🔽
AC phase		off 🔽
lelay time		off 🔽
offset voltage	2.16 V	off 🔽
mplitude		off 🔽
nitial phase for Sinusoid		01 🔽
requency		off 🧧
implitude 2		off 🔁
nitial phase for Sinusoid 2		off 🔽
requency 2		01 🗖
M modulation index		off 🔽
M modulation frequency		off 🔽
M modulation index		off 🔽

Figure 20: AC input source

4. On the left side menu add a new test. For Analysis select "ac", Sweep Variable select "Frequency", and Sweep range: start at 10 and stop at 1G with a sweeping type of Logarithmic and 10 points per decade. Enable it and hit OK. This is shown in figure 21.

Analysis	O tran	⊖ d¢	🖲 ac	O noise			
	Оx	⊖ sens	🔾 dcmatch	🔾 sto			
	🔾 pz	🔾 sp	<ul> <li>envip</li> </ul>	🔾 pas			
	$\odot$ pac	$\odot$ pitt	O proise	🔾 pot			
	🔾 psp	⊖ qpss	🔾 qpac	🔾 qpno	ise		
	🔾 qpd	$\bigcirc$ qpsp					
		AC	Analysis				
Sweep Va	viable						
Freque	ancy						
O Design	n Variable						
⊖ тепре	rature						
Compo	ment Para	rneter					
Model	Paramete	r					
Sweep Ra	nge						
· Start-S	100						
Center	-Span	Oten	10	Soob	10		
Sween Tu	ne .						
Points Per				Decade 10			
reganni	6 <b>-</b>	0	Number of St	sbe	_		
Add Specif	Ic Points						
Specialize	d Analys	89					
None			-				

Figure 21: AC analysis properties

5. Under Data View: Disable all other analyses and make sure that "ac" is checked. Start the simulation. If the plots do not appear go to **adexl** tab then **Results** and click on "Plot All". The simulation result will look like figure 22.



Figure 22: AC analysis for an inverter

6. To plot the 20dB Magnitude and Phase. Go to **adexl** tab then **Results** and right click on "/out\_test" **Direct Plot** $\Rightarrow$  **AC Magnitude Phase**. The graph is depicted in figure 23.



Figure 23: 20dB Magnitude and Phase